Skip to content
View Popeye-T's full-sized avatar

Highlights

  • Pro

Block or report Popeye-T

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Popeye-T/README.md

  • systemverilog verilog markdown CSDN

  • Questasim vivado quartus lceda Gowin

Pinned Loading

  1. Serial_port-Digital_tube Public

    串口上位机-FPGA数码管计数板,工程项目存档,计数频率可变(上位机控制)

    C++ 3

  2. PLL_ADC_Capture Public

    ZYNQ数据采集卡,工程项目存档:V1为USB传输方案,V2为ETH传输方案

    VHDL 3 2

  3. VideoCoding-Material Public

    视频编解码相关资料存档,FFmpeg、H264等等,后续更新管理

    HTML 1

  4. XAZU3EG-FZ3A Public

    海鲜市场600收了一块3EG,存个档

    C

  5. AXI_FULL_CTRL Public

    AXI4控制器,内含FIFO增强传输稳定性

    VHDL

107 contributions in the last year

Contribution Graph
Day of Week June July August September October November December January February March April May June
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

June 2025

Created 4 commits in 2 repositories
Created 2 repositories
Loading